

FIG. 1

6




FIG. 2

Fig 3a




Fig 3b





Fig 3c




Fig 3d







Fig 4c

Fig 4d





Fig. 5


Fig. 6



Integrated Test Bus

Fig. 7

TAP Core Configuration Register



09740676-100000



9020~9030

TDI

Serial Shift Register 910

TDO ~ 9030

FSM — UPDATE-DR & IR

FSM — CAPTURE-DR & IR

Parallel Register 920

Various Logic 930

Shift Enable

59